

DOCKET NO.: 96-0841.01/US

APPLICATION FOR LETTERS PATENT

FOR

DEVICE ISOLATION FOR
SEMICONDUCTOR DEVICES

INVENTOR(S):

Salman Akram

David J. Paul, Reg. No. 34,692
Micron Technology, Inc.
8000 S. Federal Way
Boise, ID 83706-9632
(208) 368-4515

"EXPRESS MAIL" MAILING LABEL

NUMBER EL672722199US

DATE OF DEPOSIT 12/8/00

I HEREBY CERTIFY THAT THIS PAPER IS BEING
DEPOSITED WITH THE UNITED STATES POSTAL
SERVICE "EXPRESS MAIL POST OFFICE TO
ADDRESSEE" SERVICE UNDER 37 C.F.R. § 1.10 ON
THE DATE INDICATED ABOVE AND IS
ADDRESSED TO THE ASSISTANT COMMISSIONER
FOR PATENTS, WASHINGTON, D.C. 20231.

Peggy Lloyd-Foster
Signature

DEVICE ISOLATION FOR SEMICONDUCTOR DEVICES

a17

Field of the Invention

This invention relates to semiconductor fabrication processing and more particularly to a method for forming isolation for Complimentary Metal Oxide Semiconductor (CMOS) devices.

Background of the Invention

The continuing trend of scaling down integrated circuits has forced the semiconductor industry to consider new techniques for fabricating smaller components at sub-micron levels. With the industry moving towards processes for fabrication of smaller device geometries, isolation between devices becomes a very critical issue.

Several isolation methods are currently prevalent in the semiconductor industry. One method, Local Oxidation of Silicon (LOCOS) uses patterned silicon nitride as an oxidation inhibitor so that the silicon substrate will oxidize where the nitride is removed and not oxidize where the nitride is present. A main fabrication concern when using LOCOS is the encroachment of oxide under the nitride that causes the well known "bird's-beak" problem.

A second isolation method is deep trench isolation, where a single deep trench is etched into the silicon substrate and then filled with oxide. However, deep trenches have proven difficult to reliably manufacture over an entire wafer and the width of the trench is limited to the critical dimension of a given process.

The present invention develops a method to fabricate device isolation for sub-micron fabrication processes. In particular, the present invention provides a device isolation method for processes using a device geometry of $0.18\mu\text{m}$ or smaller.

Summary of the Invention

An exemplary implementation of the present invention discloses an isolation structure and processes for fabricating the isolation structure for a semiconductor device.

In a general aspect of the present invention, a semiconductor assembly having at least one isolation structure is formed. The semiconductor assembly may simply comprise a trench in a semiconductive substrate, the trench being filled with an insulation material. In a preferred general embodiment, the semiconductor assembly comprises: a first trench in a semiconductive substrate; a second trench extending the overall trench depth in the semiconductive substrate by being aligned to the first trench; and an insulation material substantially filling the first and second trenches. The isolation structure separates a non-continuous surface of a conductive region.

General process steps to form the isolation structure comprise: forming a mask over a semiconductor substrate assembly; forming a first trench into the semiconductor substrate assembly using the mask as an etching guide; forming an insulation layer on the surface of the first trench; forming a semiconductive spacer on the side wall of the first trench; forming a second trench into the semiconductor substrate assembly at the bottom of the first trench by using the semiconductive spacer as an etching guide; forming an isolation filler in the first and second trenches, the isolation filler substantially consuming the semiconductive spacer and thereby substantially filling the first and second trenches; and planarizing the isolation filler. If sufficient for a given process, the steps to form a second trench could be skipped and the isolation filler would then be formed in a first trench.

Brief Description of the Drawings

Figure 1A is a cross-sectional view depicting a semiconductor substrate covered with a first insulation layer and a patterned masking material.

1 Figure 1B is a subsequent cross-sectional view taken from Figure 1A
2 depicting an etching step that forms a first trench into the semiconductive substrate.

3 Figure 1C is a subsequent cross-sectional view taken from Figure 1B
4 depicting the removal of the patterned masking layer, the formation of a second insulation
5 layer and the formation of a semiconductive layer.

6 Figure 1D is a subsequent cross-sectional view taken from Figure 1C
7 depicting an etching step to form semiconductive spacers on the wall of the first trench.

8 Figure 1E is a subsequent cross-sectional view taken from Figure 1D
9 depicting a second etching step to form a second trench into the semiconductive substrate.

10 Figure 1F is a subsequent cross-sectional view taken from Figure 1E
11 depicting the formation of an isolation material that consumes the semiconductive spacers
12 and fills both the first and second substrate trenches.

13 Figure 1G is a subsequent cross-sectional view taken from Figure 1F
14 showing the isolation material after planarization.

15 Figure 1H is an expanded cross-sectional view taken from Figure 1F
16 showing the isolation structure in relationship to bordering transistor devices.

17 Figure 2A is a cross-sectional view depicting a semiconductor substrate
18 covered with a first insulation layer and a patterned masking material.

19 Figure 2B is a subsequent cross-sectional view taken from Figure 2A
20 depicting an etching step that forms a first trench into the semiconductive substrate.

21 Figure 2C is a subsequent cross-sectional view taken from Figure 2B
22 depicting the removal of the patterned masking layer, the formation of a second insulation
23 layer and the formation of a semiconductive layer.

24 Figure 2D is a subsequent cross-sectional view taken from Figure 2C
25 depicting an etching step to form a semiconductive spacer on the wall of the first trench.

26 Figure 2E is a subsequent cross-sectional view taken from Figure 2D
27 depicting a second etching step to form a second trench into the semiconductive substrate.

28 Figure 2F is a subsequent cross-sectional view taken from Figure 2E,
29 following the formation of a conformal polysilicon layer into the first and second trenches.

1 Figure 2G is a subsequent cross-sectional view taken from Figure 2F
2 depicting the formation of an isolation material that consumes the semiconductive spacer,
3 conformal polysilicon (if present) and fills both the first and second substrate trenches.

4 Figure 2H is a subsequent cross-sectional view taken from Figure 2G
5 showing the isolation material after planarization.

6 Figure 2I is an expanded cross-sectional view taken from Figure 2H
7 showing the isolation structure in relationship to bordering transistor devices.

8
9
10 Detailed Description of the Invention

11
12 Exemplary implementations of the present invention are directed to an
13 isolation structure and a process for forming semiconductor device isolation as depicted in
14 the embodiments of Figures 1A-1H and Figures 2A-2I.

15 Referring to Figure 1A, a semiconductive substrate 10, such as a silicon
16 wafer, is prepared for the processing steps of the present invention. A first insulation layer
17 11, such as oxide, covers the surface of semiconductive substrate 10. It is preferred to form
18 the oxide by growing the oxide on the semiconductive substrate. A masking material 12,
19 such as photoresist, is patterned over semiconductive substrate 10 leaving an exposed
20 portion of insulation layer 11.

21 Referring now to Figure 1B, an anisotropic etch is performed that etches
22 through the exposed portion of insulation layer 11 and continues into the semiconductive
23 substrate 10 to form a first trench 13 therein. The desired depth of first trench 13 is
24 discussed further in the process steps.

25 Referring now to Figure 1C, the masking material 12 is stripped from the
26 substrate's surface. Next, a second insulation layer 14 is formed over the remaining first
27 insulation layer 11 and next to first trench 13. The second insulation layer 14 may be oxide
28 formed by subjecting the trenched area of the substrate to oxidation. Next, conformal layer
29 of semiconductive material 15, such as polysilicon, is deposited on the second insulation
30 layer 14. The thickness of semiconductive material 15, represented by either forming the

1 layer to thickness 15A or 15B, will determine the width of a subsequently etched trench. It
2 is preferred that semiconductive material 15 be approximately one fourth (or less) the width
3 of first trench 13. This ratio will enable the formation of a subsequently formed second
4 trench to a desired width. Also, material 15 may be any material that is oxidizable with
5 silicon being the preferred material, as most semiconductor processes and particularly
6 DRAM processes readily use silicon.

7 Referring now to Figure 1D, semiconductive material 15 is anisotropically
8 etched to remove the material from the bottom of trench 13 and simultaneously from the
9 upper surface of the substrate. This anisotropic etch will leave behind semiconductive
10 material spacer 16A or 16B (again depending on the thickness of semiconductive material
11 15) on the side wall of first trench 13, expose portions of insulation layer 14 at the bottom
12 of first trench 13 and also expose portions on the upper surface of the substrate. During this
13 anisotropic etch (or spacer etch in this case), as semiconductive material spacer 16A or 16B
14 is formed, the spacer etch will completely clear the semiconductive material from the non-
15 trenched wafer surface as well as clear the material from a portion of wafer surface at the
16 bottom of the trench. The semiconductive material spacer (16A or 16B) is easily formed as
17 an anisotropic etch basically removes material in a generally vertical direction and thereby
18 leaves behind a vertical spacer that lines the wall along the circumference of first trench 13
19 and removes semiconductive material at the bottom of first trench 13.

20 Referring now to Figure 1E, an anisotropic etch (either the continuation of
21 the previous anisotropic spacer etch described in Figure 1D or a separate anisotropic etch) is
22 performed that etches into the substrate using the semiconductive material spacer (16 A or
23 16B) as a self-aligning guide. This etch will also remove more of the spacer material,
24 however a desired trench depth is easily reached while a substantial portion of the spacer
25 material remains intact. Note, as stated previously, the thickness of the spacer can easily be
26 used to define the trench opening and thus the width and depth of the trench (as shown in
27 Figure 1E).

28 Referring now to Figure 1F, isolation material 18 is formed such that it
29 consumes the semiconductive spacer (16A or 16B), insulation layer 14 and fills both the
30 first and second substrate trenches (13 and 17A or 17B). In order to form isolation material

1 18, it is preferred to anneal the entire semiconductor assembly in a furnace while providing
2 an oxidizing agent to the semiconductor assembly. In a preferred embodiment, the
3 semiconductive substrate is silicon and the semiconductive spacer is polysilicon.
4 Polysilicon will oxidize at a faster rate than the silicon substrate, so the oxidation of the
5 silicon substrate along the edges of the trench is minimized by the time the polysilicon is
6 substantially (completely) oxidized. Isolation material 18 may also be formed by the
7 deposition of oxide to fill the trenches.

8 At this point in the process, and referring now to Figure 1G, isolation
9 material 18 may be planarized to substantially reduce or possibly even eliminate any
10 encroachment of isolation material 18 at the upper corners of first trench 13. This
11 planarization step would also prepare the semiconductor assembly for further processing,
12 such as for transistor formation. In this embodiment, chemical mechanical planarization
13 (CMP) is preferred as there are no etch stop layers available to facilitate use of an etch to
14 planarize isolation material 18.

15 Figure 1G shows a relationship between the formed isolation structure 18
16 and bordering transistors 19. Transistors 19 comprise of transistor gates 19B bridging
17 across diffusion regions 19A. This view demonstrates the importance of second trench 17
18 to obtain effective isolation between transistors 19. It is preferred that the overall depth of
19 first trench 13 and second trench 17 be two times the depth of diffusion region 19A.
20 Diffusion region 19A is considered to be the area containing at least approximately 90%
21 concentration of the implanted conductive atoms.

22 A second exemplary implementation of the present invention is depicted in
23 Figures 2A-2G. Referring to Figure 2A, a semiconductive substrate 20, such as a silicon
24 wafer, is prepared for the processing steps of the present invention. A first insulation layer
25 21 (i.e., a dielectric material such as oxide), is formed over the surface of semiconductive
26 substrate 20. It is preferred to form the oxide by growing the oxide on the semiconductive
27 substrate. A second insulation layer 22 (i.e., a dielectric material such as nitride) is formed
28 over the first insulation layer 21. A masking material 23, such as photoresist, is patterned
29 over semiconductive substrate 20 leaving an exposed portion of insulation layer 22.

1 Referring now to Figure 2B, an anisotropic etch is performed that etches
2 through the exposed portion of insulation layer 22, through insulation layer 21 and
3 continues into the semiconductive substrate 20, creating a first trench 24 therein. The
4 desired depth of first trench 24 is discussed further in the process steps.

5 Referring now to Figure 2C, the masking material 23 is stripped from the
6 substrate's surface. Next, a third insulation layer 25 (i.e., a dielectric material, such as oxide
7 or nitride) is formed over the remaining second insulation layer 22 and next to the first
8 trench 24 in substrate 20. (The significance of the material selected for third insulation
9 layer 25 will become apparent from the discussion of Figures 2G and 2H.) Next, a
10 conformal layer of dielectric material 26, such as oxide, is deposited on third insulation
11 layer 25. As taught in the embodiment of Figures 1A-1H, the thickness of material 26 will
12 determine the width and depth of a second trench to be subsequently formed.

13 Referring now to Figure 2D, the conformal layer of dielectric material 26 is
14 anisotropically etched to remove the material from the bottom of the trench and
15 consequently from the upper surface of the substrate. This anisotropic etch will leave
16 behind dielectric material spacer 27 which lines the wall along the circumference of first
17 trench 24, expose portions of insulation layer 24 at the bottom of the first trench and also
18 expose portions on the upper surface of the substrate. During this anisotropic etch (or
19 spacer etch in this case), as dielectric material spacer 27 is formed the spacer etch will
20 completely clear the dielectric material from the non-trenched wafer surface, remove the
21 now exposed portion of insulation layer 25 and also clear the material from a portion of
22 wafer surface at the bottom of the trench. Dielectric material spacer 27 is easily formed as
23 an anisotropic etch basically removes material in a generally vertical direction and thereby
24 leaves behind a vertical spacer while the etch clears the semiconductive material at the
25 bottom of the first trench.

26 Referring now to Figure 2E, an anisotropic etch (either the continuation of
27 the previous anisotropic spacer etch described in Figure 2D or a separate anisotropic etch) is
28 performed that etches into the substrate using the dielectric material spacer 27 as a self-
29 aligning guide, to form a second trench 28. This etch will also remove more of the spacer
30 material, however a desired trench depth is easily reached while a substantial portion of the

1 spacer material remains intact. The width of second trench 28 can be controlled by the
2 depth of dielectric material layer 26.

3 An optional step is depicted in Figure 2F which shows the formation of a
4 second conformal layer of semiconductive material 29 that covers the remaining portion of
5 second insulating 22, dielectric material spacers 27 and the wall and bottom surface of
6 second trench 28. The addition of semiconductive material 29 will provide additional
7 oxidizable material for the following step.

8 Referring now to Figure 2G, isolation material 30 is formed such that it
9 consumes semiconductive material 29 (if present) and fills both the first and second
10 substrate trenches 24 and 30. In this embodiment, if third insulation layer 25 is
11 substantially non-oxidizable, such as a nitride of the semiconductive material (i.e., silicon
12 nitride is effective as it is non-receptive to oxidation) and is chemically different than the
13 first insulation layer and the (nitride) lining of first trench 24 will prevent further oxidation
14 of the semiconductive material about the wall of the first trench region. If the third
15 insulation layer 25 is oxide, it will become part of isolation region 30. In order to form
16 isolation material 30, it is preferred to anneal the entire semiconductor assembly in a
17 furnace while in the presence of an oxidizing agent. Isolation material 30 may also be
18 formed by the deposition of oxide to fill the trenches.

19 Referring now to Figure 2H, isolation material 30 may be planarized by
20 using the remaining portion of insulating layer 22 as an etch stop. Then the remaining
21 portion of insulating layer 22 is removed to leave a planar surface for processing the
22 semiconductor assembly further, such as for transistor formation. The planarization of
23 isolation material 30 will substantially reduce or possibly eliminate any encroachment of
24 isolation material 30 at the upper corners of first trench 24. In this embodiment,
25 planarization of isolation material 30 by etching is preferred as there is an etch stop layer
26 (layer 25) available to use.

27 Figure 2I shows a relationship between the formed isolation structure 30 and
28 bordering transistors 31. Transistors 31 comprise of transistor gates 31B bridging across
29 diffusion regions 31A. This view demonstrates the importance of second trench 28 to
30 obtain effective isolation between transistors 31. It is preferred that the overall depth of first

1 trench 24 and second trench 28 be two times the depth of diffusion region 31A. Diffusion
2 region 31A is considered to be the area containing at least approximately 90% concentration
3 of the implanted conductive atoms.

4 During a given fabrication process, implementation of any one of the
5 embodiments of the present invention will provide a trench having the desired width and
6 depth. In general, the disclosed methods can be used to make a second trench $\frac{1}{2}$ to $\frac{1}{4}$ of the
7 width of the upper (first) trench and is dependent upon materials utilized and the depth of
8 deposition of those materials. For example, to create a second trench approximately 0.18
9 microns wide, the first trench would be etched to a width of approximately 0.3 microns.
10 The semiconductive material would then be formed over the substrate's surface at a
11 thickness of approximately 0.06 microns. After the spacer etch is performed, the resulting
12 spacer formed on the sidewall of the first trench would be approximately 0.06 microns
13 wide. Then using the spacer as an etching guide to form the second trench (as described in
14 the above embodiments) the subsequent anisotropic etch would result in a second trench
15 having a width of approximately 0.18 microns.

16 It is to be understood that although the present invention has been described
17 with reference to several preferred embodiments, various modifications, known to those
18 skilled in the art, such as utilizing the disclosed methods to form sub-resolution contracts,
19 may be made to the structures and process steps presented herein without departing from
20 the invention as recited in the several claims appended hereto.